

In the Claims

1 1. (Currently Amended) A processor comprising:
2 a plurality of thread partitionable resources that are each partitionable between
3 a plurality of threads including a first thread and at least one other thread;
4 logic to receive a program instruction from a first thread directing said
5 processor to suspend execution of said first thread of said plurality of
6 threads, and in response to said program instruction to cause the processor
7 to suspend execution of the first thread and to relinquish portions of said
8 plurality of thread partitionable resources associated with the first thread
9 for use by other ones of said plurality of threads.

1
1 2. (Currently Amended) The processor of claim 1 wherein the program instruction is a
2 suspend instruction which consists of a suspend opcode which explicitly directs the
3 processor to suspend execution of the first thread and to relinquish portions of said
4 plurality of thread partitionable resources associated with the first thread for use by
5 other ones of said plurality of threads.

1
1 3. (Previously Presented) The processor of claim 1 wherein said logic is to cause the
2 processor to suspend the first thread for a selected amount of time.

1
1 4. (Previously Presented) The processor of claim 3 wherein said selected amount of time

2 is a fixed amount of time.

1

1 5. (Previously Presented) The processor of claim 3 wherein said processor is to execute
2 instructions from a second thread while said first thread is suspended.

1

1 6. (Currently Amended) The processor of claim 3 wherein said selected amount of time
2 is programmable by at least one technique chosen from a set consisting of:

3 providing an operand in conjunction with the program instruction;

4 blowing fuses to set the selected amount;

5 ~~programming the selected amount in a storage location in advance of decoding the~~

6 ~~program instruction;~~

7 setting the selected amount in microcode.

1

1 7. (Previously Presented) The processor of claim 1 wherein said plurality of thread
2 partitionable resources comprises:

3 an instruction queue;

4 a register pool.

1

1 8. (Previously Presented) The processor of claim 7 further comprising:

2 a plurality of shared resources, said plurality of shared resources comprising:

3 a plurality of execution units;

4 a cache;

5 a scheduler;

6 a plurality of duplicated resources, said plurality of duplicated resources
7 comprising:
8 a plurality of processor state variables;
9 an instruction pointer;
10 register renaming logic.

1

1 9. (Previously Presented) The processor of claim 8 wherein said plurality of thread
2 partitionable resources further comprises:

3 a plurality of re-order buffers;
4 a plurality of store buffer entries.

1

1 10. (Previously Presented) The processor of claim 1 wherein said logic is further to cause
2 the processor to resume execution of said first thread in response to an event.

1

1 11. (Previously Presented) The processor of claim 3 wherein said logic is further to cause
2 the processor to ignore events until said selected amount of time has elapsed.

1

1 12. (Previously Presented) The processor of claim 1 wherein said processor is embodied
2 in digital format on a computer readable medium.

1

1 13. (Previously Presented) A method comprising:
2 receiving a first opcode in a first thread of execution;
3 suspending said first thread for a selected amount of time in response to said first

4 opcode;
5 relinquishing a plurality of thread partitionable resources in response to said first
6 opcode.

1

1 14. (Previously Presented) The method of claim 13 wherein relinquishing comprises:
2 annealing the plurality of thread partitionable resources to become larger
3 structures usable by fewer threads.

1

1 15. (Previously Presented) The method of claim 14 wherein relinquishing said plurality
2 of thread partitionable resources comprises:
3 relinquishing a partition of an instruction queue;
4 relinquishing a plurality of registers from a register pool.

1

1 16. (Previously Presented) The method of claim 15 wherein relinquishing said plurality
2 of thread partitionable resources further comprises:
3 relinquishing a plurality of store buffer entries;
4 relinquishing a plurality of re-order buffer entries.

1

1 17. (Previously Presented) The method of claim 13 wherein said selected amount of time
2 is programmable by at least one technique chosen from a set consisting of:
3 providing an operand in conjunction with the first opcode;
4 blowing fuses to set the selected amount of time;
5 programming the selected amount of time in a storage location in advance of

6 decoding the program instruction;
7 setting the selected amount of time in microcode.

1

1 18. (Previously Presented) A system comprising:
2 a memory to store a plurality of program threads, including a first thread and a
3 second thread, said first thread including a first instruction;
4 a processor coupled to said memory, said processor including a plurality of thread
5 partitionable resources and a plurality of shared resources, said processor to
6 execute instructions from said memory, said processor, in response to
7 execution of said first instruction to suspend said first thread and to relinquish
8 portions of said plurality of thread partitionable resources.

1

1 19. (Previously Presented) The system of claim 18 wherein said processor is to execute
2 said second thread from said memory while said first thread is suspended.

1

1 20. (Currently amended) The system of claim 19 wherein said processor is to suspend
2 execution of said first thread in response to said first instruction for a selected amount
3 of time, said selected amount of time is chosen by at least one technique chosen from
4 a set consisting of:
5 providing an operand in conjunction with the program instruction;
6 blowing fuses to set the selected amount of time;
7 ~~programming the selected amount of time in a storage location in advance of~~
8 ~~decoding the program instruction;~~

9 setting the select amount of time in microcode.

1

1 21. (Previously Presented) The system of claim 18 wherein said plurality of thread

2 partitionable resources comprises:

3 an instruction queue;

4 a register pool.

1

1 22. (Previously Presented) The system of claim 21 wherein said processor further

2 comprises:

3 a plurality of shared resources, said plurality of shared resources comprising:

4 a plurality of execution units;

5 a cache;

6 a scheduler;

7 a plurality of duplicated resources, said plurality of duplicated resources

8 comprising:

9 a plurality of processor state variables;

10 an instruction pointer;

11 register renaming logic.

1

1 23. (Previously Presented) The system of claim 22 wherein said plurality of thread

2 partitionable resources further comprises:

3 a plurality of re-order buffers;

4 a plurality of store buffer entries;

1

1 24. (Previously Presented) An apparatus comprising:
2 means for receiving a first instruction from a first thread;
3 means for suspending said first thread in response to said first instruction;
4 means for relinquishing a plurality of partitions of a plurality of resources;
5 means for re-partitioning said plurality of resources after a selected amount of
6 time.

1

1 25. (Previously Presented) The apparatus of claim 24 wherein said first instruction is a
2 macro-instruction from a user-executable program.

1

1 26. (Previously Presented) The apparatus of claim 25 wherein said plurality of resources
2 comprises a register pool and an instruction queue.